标签：bus RAL register prediction UVM model Predictor

                               UVM RAL Predictor

        We know that the UVM Register model maintains the latest design register values in it. but how Register model will get to know the latest values?

       This will be done by the UVM RAL component Predictor.

       UVM RAL Predictor predicts the register access done through the register model and updates the RAL Model registers. UVM RAL provides the base class uvm_reg_predictor. uvm_reg_predictor updates the register model based on observed transactions published by a monitor.

• Any register access done through the register model is predicted and updated inherently by the base classes (implicit prediction)
• Prediction of the register values in the model can also be done explicitly using an external predictor which also takes care of interface bus transactions not occurring through the register model (explicit prediction)

一、Implicit prediction

• Implicit prediction only requires the integration of the register model with one or more bus sequencers
• Updates to the mirror are predicted automatically (i.e., implicitly) by the register model after the completion of each read, write, peek, or poke operation

二、Explicit prediction

• Explicit prediction requires the register model to be integrated with both the bus sequencers and corresponding bus monitors
• In this mode, the implicit prediction is turned off and all updates to the mirror are predicted externally (i.e., explicitly) by a uvm_reg_predictor component, one for each bus interface

标签：bus,RAL,register,prediction,UVM,model,Predictor
来源： https://blog.csdn.net/gsjthxy/article/details/105298754

本站声明： 1. iCode9 技术分享网（下文简称本站）提供的所有内容，仅供技术学习、探讨和分享；
2. 关于本站的所有留言、评论、转载及引用，纯属内容发起人的个人观点，与本站观点和立场无关；
3. 关于本站的所有言论和文字，纯属内容发起人的个人观点，与本站观点和立场无关；
4. 本站文章均是网友提供，不完全保证技术分享内容的完整性、准确性、时效性、风险性和版权归属；如您发现该文章侵犯了您的权益，可联系我们第一时间进行删除；
5. 本站为非盈利性的个人网站，所有内容不会用来进行牟利，也不会利用任何形式的广告来间接获益，纯粹是为了广大技术爱好者提供技术内容和技术思想的分享性交流网站。